



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/017,317	12/18/2001	Fumihiko Hayakawa	1448.1018 8210 EXAMINER VITAL, PIERRE M		
21171	7590 02/09/2006				
STAAS & H SUITE 700	ALSEY LLP				
1201 NEW YORK AVENUE, N.W.			ART UNIT	PAPER NUMBER	
WASHINGTON, DC 20005			2188	2188	
			DATE MAILED: 02/09/2006	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
		10/017,317	HAYAKAWA ET AL.		
Office .	Action Summary	Examiner	Art Unit		
		Pierre M. Vital	2188		
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
THE MAILING DA - Extensions of time ma after SIX (6) MONTHS - If the period for reply s - If NO period for reply if - Failure to reply within the control of the contro	STATUTORY PERIOD FOR REPLY ATE OF THIS COMMUNICATION. y be available under the provisions of 37 CFR 1.13 from the mailing date of this communication. pecified above is less than thirty (30) days, a reply s specified above, the maximum statutory period we the set or extended period for reply will, by statute, the Office later than three months after the mailing justment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be tin within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).		
Status					
2a)☐ This action 3)☐ Since this a	e to communication(s) filed on <u>03 Ja</u> is FINAL . 2b)⊠ This pplication is in condition for allowar ccordance with the practice under E	action is non-final. nce except for formal matters, pro			
Disposition of Claim	s				
4a) Of the a 5) ☐ Claim(s) 6) ☑ Claim(s) <u>1</u> 7) ☐ Claim(s)	20 is/are pending in the application. bove claim(s) is/are withdraw is/are allowed. 20 is/are rejected is/are objected to are subject to restriction and/or	vn from consideration.			
Application Papers					
10) The drawing Applicant ma Replacemen	ation is objected to by the Examine (s) filed on <u>18 December 2001</u> is/a by not request that any objection to the objection sheet(s) including the correction of the correction is objected to by the Examina	re: a)⊠ accepted or b)⊡ object drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).		
Priority under 35 U.S	S.C. § 119				
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s)		_			
	on's Patent Drawing Review (PTO-948) re Statement(s) (PTO-1449 or PTO/SB/08)	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:			

Application/Control Number: 10/017,317 Page 2

Art Unit: 2188

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on January 3, 2006 has been entered.

Response to Amendment

- 2. This Office Action is in response to applicant's communication filed January 3, 2006 in response to PTO Office Action mailed November 16, 2005. The Applicant's remarks and amendments to the claims and/or the specification were considered with the results that follow.
- 3. In response to the last Office Action, claims 1, 5, 11- and 15 have been amended. No claims have been canceled. No claims have been added. As a result, claims 1-20 remain pending in this application.

Response to Arguments

4. Applicant's arguments with respect to claims 1-20 have been considered but are moot in view of the new ground(s) of rejection.

Application/Control Number: 10/017,317 Page 3

Art Unit: 2188

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Farrell (US 5,014,195) and Collins (US 5,848,428) in view of Albonesi (David H. Albonesi, "Selective Cache Ways: On-Demand Cache Resource Allocation," 1999).

As in claim 1, Farrell teaches:

a tag memory comprising n sections (Fig. 2, element 34; column 4, lines 30-35); a cache memory comprising n sections (Fig. 2, element 42; column 4, lines 30-35);

a control unit which controls the switching of a way configuration to either an n-way configuration, in which all the cache memory sections are activated based on a configuration (i.e. mode) signal, or a 1-way configuration in which only one of the cache memory sections is active based on a value of an input request address (Fig. 1, element 12; column 4, lines 24-29; column 7, lines 18-37);

a data selector which selects only data read from any one of the cache memory section when reading the data (Fig. 2, element 44; column 4, lines 30-35; column 5, lines 44-56); and

a data selector control unit which controls the data selector so as to select only data read from the cache memory section corresponding to the value of a request address in case of the nway configuration, and to select only data read from the cache memory section in case of the 1-way configuration (Figs. 2 and 3, element 38; column 6, line 45 to column 7, line 37).

Farrell does not teach consumption power mode control units in number n, individually controlling each cache memory section and that the control unit is a power control unit such that the inactive cache memory sections are turned into a low power state as required by claim 1.

Collins teaches a multiple-way cache memory system for selectively enabling the sense amplifiers of a given memory bank only when the bank contains data that is being accessed, where each bank receives one of the sense amplifiers control signals generated by a sense amplifier control circuit 320. Note that Collins teaches each of the memory banks incorporate one or more sense amplifiers and that the sense amplifiers are a major source of power consumption in the cache memory system (column 10, lines 33-50, column 15, line 1 - column 16, line 6).

Regarding claim 1, it would have been obvious to one of ordinary skill in the art at the time of invention by applicant to have the consumption power mode control units, in Farrell, individually controlling each cache memory section, as taught by Collins, in

Art Unit: 2188

order to enter a low-power mode thereby conserving power (column 12, lines 32-33) as taught by Collins.

Albonesi teaches a power control unit for a cache memory where inactive sections of the cache memory are turned into a low power state in order to conserve power (Fig. 1; Abstract; § 2 and 3.1).

Further Regarding claim 1, it would have been obvious to one of ordinary skill in the art at the time of invention by applicant to have the control unit in Farrell and Collins, turn inactive cache memory sections into a low power state as taught by Albonesi, in order to conserve power as taught by Albonesi.

As in claim 2, Farrell teaches that the active cache memory sections are determined by logic based on the value of the request address and a value of the mode signal (Column 7, lines 18-37).

As in claim 3, Farrell teaches a tag determination circuit to determine if the address data read from each tag memory section is coincident with the value of the request address (Fig. 2, element 36; column 4, lines 30-35), and a data selector control circuit that selects any one of data read from each of the cache memory sections based on the determination result and a value of the mode signal, which is a control content of the control unit (Fig. 2, element 38; column 6, line 45 to column 7, line 37).

Art Unit: 2188

As to claim 4, although neither Farrell nor Collins nor Albonesi explicitly teaches that the cache memory sections are divided from one module, such integration is well known in the art and would have been obvious in the system of Farrell and Collins and Albonesi in order to obtain the advantages of increased integration, such as reduced pins and power consumption.

Claim 5 is rejected using the same rationale as for the rejection of claim 1 above, further noting that Albonesi teaches that the tag memory sections may also be selectively enabled (§ 3).

Claim 6 is rejected using the same rationale as for the rejection of claim 2 above.

Claim 7 is rejected using the same rationale as for the rejection of claim 3 above.

Claim 8 is rejected using the same rationale as for the rejection of claim 3 above, where it is further noted that in Farrell the inactive tag sections participate in the tag comparison corresponding to a request address, and a hit result from an inactive section is invalidated by masking it's propagation using logical AND gates (Fig. 3, elements 60-62, 65-67, 70-72 and 7577; column 6, line 63 to column 7, line 37).

Application/Control Number: 10/017,317

Art Unit: 2188

Claims 9 and 10 are rejected using the same rationale as for the rejection of claim 4 above.

Claim 11 is rejected using the same rationale as for the rejection of claim 1 above, further noting that the tag memory sections of Farrell are connected in parallel (Fig. 2).

Claim 15 is rejected using the same rationale as for the rejection of claim 1 above.

Claims 12 and 16 are rejected using the same rationale as for the rejection of claim 2 above.

Claims 13 and 17 are rejected using the same rationale as for the rejection of claim 3 above.

Claims 14, 19 and 20 are rejected using the same rationale as for the rejection of claim 4 above.

Claim 18 is rejected using the same rationale as for the rejection of claim 8 above.

Conclusion

Page 8

- 7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is required under 37 C.F.R. § 1.111(c) to consider these references fully when responding to this action. The documents cited therein teach consumption power control individually controlling cache memory section.
- 8. The examiner also requests, in response to this Office action, support be shown for language added to any original claims on amendment and any new claims. That is, indicate support for newly added claim language by specifically pointing to page(s) and line no(s) in the specification and/or drawing figure(s). This will assist the examiner in prosecuting the application.
- 9. When responding to this office action, Applicant is advised to clearly point out the patentable novelty which he or she thinks the claims present, in view of the state of the art disclosed by the references cited or the objections made. He or she must also show how the amendments avoid such references or objections See 37 CFR 1.111(c).
- 10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pierre M. Vital whose telephone number is (571) 272-4215. The examiner can normally be reached on 8:30 am - 6:00 pm, alternate Fridays off.

Application/Control Number: 10/017,317 Page 9

Art Unit: 2188

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (571) 272-4210. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

February 5, 2006

PIETRE VITAL PRIMARY EXAMINER